Lightweight Implementations of SHA-3 Candidates on FPGAs (Q3104746): Difference between revisions
From MaRDI portal
Set OpenAlex properties. |
ReferenceBot (talk | contribs) Changed an Item |
||
| Property / cites work | |||
| Property / cites work: Keccak / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: A Low-Area Yet Performant FPGA Implementation of Shabal / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Throughput vs. Area Trade-offs in High-Speed Architectures of Five Round 3 SHA-3 Candidates Implemented Using Xilinx and Altera FPGAs / rank | |||
Normal rank | |||
Latest revision as of 18:39, 4 July 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Lightweight Implementations of SHA-3 Candidates on FPGAs |
scientific article |
Statements
Lightweight Implementations of SHA-3 Candidates on FPGAs (English)
0 references
16 December 2011
0 references
SHA-3
0 references
FPGA
0 references
lightweight implementation
0 references
benchmarking
0 references
