Improving characteristics of LUT-based Mealy FSMs (Q2023587): Difference between revisions

From MaRDI portal
Set OpenAlex properties.
ReferenceBot (talk | contribs)
Changed an Item
Property / cites work
 
Property / cites work: Q4299634 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4678097 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Logic synthesis for compositional microprogram control units / rank
 
Normal rank
Property / cites work
 
Property / cites work: Hardware reduction for LUT-based Mealy FSMs / rank
 
Normal rank
Property / cites work
 
Property / cites work: Optimization on the complementation procedure towards efficient implementation of the index generation function / rank
 
Normal rank
Property / cites work
 
Property / cites work: Stochastic neural computation. I. Computational elements / rank
 
Normal rank
Property / cites work
 
Property / cites work: Finite state machine logic synthesis for complex programmable logic devices / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4332902 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Logical Computation on Stochastic Bit Streams with Linear Finite-State Machines / rank
 
Normal rank
Property / cites work
 
Property / cites work: Decomposition-based logic synthesis for PAL-based CPLDs / rank
 
Normal rank
Property / cites work
 
Property / cites work: 5 Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks of FPGAs / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q2770065 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4407361 / rank
 
Normal rank

Revision as of 15:39, 25 July 2024

scientific article
Language Label Description Also known as
English
Improving characteristics of LUT-based Mealy FSMs
scientific article

    Statements

    Improving characteristics of LUT-based Mealy FSMs (English)
    0 references
    0 references
    0 references
    0 references
    3 May 2021
    0 references
    FPGA
    0 references
    LUT
    0 references
    Mealy FSM
    0 references
    structural decomposition
    0 references
    two-fold state assignment
    0 references
    energy consumption
    0 references

    Identifiers

    0 references
    0 references
    0 references
    0 references
    0 references