Efficient controller synthesis for a fragment of \(\mathrm{MTL}_{0,\infty}\)
From MaRDI portal
Publication:2249659
DOI10.1007/s00236-013-0189-zzbMath1360.68578OpenAlexW1739620681MaRDI QIDQ2249659
Guangyuan Li, Alexandre David, Kim Guldstrand Larsen, P. E. Bulychev
Publication date: 3 July 2014
Published in: Acta Informatica (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/s00236-013-0189-z
Formal languages and automata (68Q45) Specification and verification (program logics, model checking, etc.) (68Q60)
Related Items
Uses Software
Cites Work
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Synthesis of Reactive(1) designs
- Using branching time temporal logic to synthesize synchronization skeletons
- A theory of timed automata
- Monitor-Based Statistical Model Checking for Weighted Metric Temporal Logic
- LTL to Büchi Automata Translation: Fast and More Deterministic
- Bounded Synthesis
- Efficient Detection of Zeno Runs in Timed Automata
- Safraless Procedures for Timed Specifications
- An Antichain Algorithm for LTL Realizability
- Realizability of Real-Time Logics
- Synthesis of Communicating Processes from Temporal Logic Specifications
- Supervisory Control of a Class of Discrete Event Processes
- The benefits of relaxing punctuality
- On the synthesis of discrete controllers for timed systems
- On Synthesizing Controllers from Bounded-Response Properties
- Formal Methods for the Design of Real-Time Systems
- Solving Sequential Conditions by Finite-State Strategies
- Controller Synthesis for MTL Specifications
- Safraless Compositional Synthesis
- CONCUR 2005 – Concurrency Theory
- Formal Modeling and Analysis of Timed Systems
- Verification, Model Checking, and Abstract Interpretation
