CONCUR 2005 – Concurrency Theory
From MaRDI portal
Publication:5897475
DOI10.1007/11539452zbMath1134.68382MaRDI QIDQ5897475
Franck Cassez, Didier Lime, Alexandre David, Kim Guldstrand Larsen, Emmanuel Fleury
Publication date: 1 November 2006
Published in: Lecture Notes in Computer Science (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/11539452
68Q45: Formal languages and automata
68Q60: Specification and verification (program logics, model checking, etc.)
68Q85: Models and methods for concurrent and distributed computing (process algebras, bisimulation, transition nets, etc.)
Related Items
Specification Theories for Probabilistic and Real-Time Systems, Dynamic controllability via timed game automata, Integrating discrete controller synthesis into a reactive programming language compiler, Robust synthesis for real-time systems, Synthesis of memory-efficient, clock-memory free, and non-Zeno safety controllers for timed systems, Antichains and compositional algorithms for LTL synthesis, Robust reachability in timed automata and games: a game-based approach, Automating the addition of fault tolerance with discrete controller synthesis, Symbolic synthesis of masking fault-tolerant distributed programs, Efficient controller synthesis for a fragment of \(\mathrm{MTL}_{0,\infty}\), Maximally permissive controller synthesis for time Petri nets, New Results on Timed Specifications, Model-Based Verification, Optimization, Synthesis and Performance Evaluation of Real-Time Systems, Methodologies for Specification of Real-Time Systems Using Timed I/O Automata, Robust Specification of Real Time Components, Timed Control with Observation Based and Stuttering Invariant Strategies, Comparing the Expressiveness of Timed Automata and Timed Extensions of Petri Nets, On Scheduling Policies for Streams of Structured Jobs, Compositional Abstraction in Real-Time Model Checking, Symbolic Branching Bisimulation-Checking of Dense-Time Systems in an Environment, Efficient on-the-fly Algorithm for Checking Alternating Timed Simulation, Realizability of Real-Time Logics
Uses Software
