High-Efficiency Processing Schedule for Parallel Turbo Decoders Using QPP Interleaver

From MaRDI portal

Revision as of 10:13, 8 February 2024 by Import240129110113 (talk | contribs) (Created automatically from import240129110113)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Publication:5010646

Jump to:navigation, search

DOI10.1109/TCSI.2010.2097690zbMath1468.94439OpenAlexW2115963351MaRDI QIDQ5010646

Cheng-Chi Wong, Hsie-Chia Chang

Publication date: 26 August 2021

Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tcsi.2010.2097690

Mathematics Subject Classification ID

Decoding (94B35) Convolutional codes (94B10)

Related Items (1)

Memory-reduced maximum a posteriori probability decoding for high-throughput parallel turbo decoders

This page was built for publication: High-Efficiency Processing Schedule for Parallel Turbo Decoders Using QPP Interleaver

Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=Publication:5010646&oldid=19469367"