Cheng-Chi Wong
From MaRDI portal
Person:2845006
List of research outcomes
This list is not complete and representing at the moment only items from zbMATH Open and arXiv. We are working on additional sources - please check back here soon!
| Publication | Date of Publication | Type |
|---|---|---|
| High-Efficiency Processing Schedule for Parallel Turbo Decoders Using QPP Interleaver IEEE Transactions on Circuits and Systems I: Regular Papers | 2021-08-26 | Paper |
| Turbo decoder architecture for beyond-4G applications | 2013-08-21 | Paper |
Research outcomes over time
This page was built for person: Cheng-Chi Wong
