A Deductive Method for Simulating Faults in Logic Circuits
From MaRDI portal
Publication:5643892
DOI10.1109/T-C.1972.223542zbMath0234.94030MaRDI QIDQ5643892
Publication date: 1972
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Related Items
A series of impulse functions as a model for random detectability profiles ⋮ Parallel fault simulation on a multiprocessor ⋮ Efficient VLSI fault simulation ⋮ Confidence intervals for expected coverage from a beta testability model ⋮ Evaluation of a fan out stem based fault simulation in sequential circuits ⋮ Electronic circuit diagnostic expert systems - a survey