Accelerating Lattice Reduction with FPGAs (Q3584979)

From MaRDI portal
Revision as of 15:39, 19 March 2024 by Openalex240319020357 (talk | contribs) (Set OpenAlex properties.)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
scientific article
Language Label Description Also known as
English
Accelerating Lattice Reduction with FPGAs
scientific article

    Statements

    title
    Accelerating Lattice Reduction with FPGAs (English)
    0 references
    author
    Jérémie Detrey
    0 references
    Guillaume Hanrot
    0 references
    Xavier Pujol
    0 references
    Damien Stehlé
    0 references
    publication date
    31 August 2010
    0 references
    Mathematics Subject Classification ID
    94A60
    0 references
    11Y16
    0 references
    68W30
    0 references
    zbMATH DE Number
    5776509
    0 references
    zbMATH Keywords
    FPGA
    0 references
    Euclidean lattices
    0 references
    Shortest Vector Problem
    0 references
    OpenAlex ID
    W1579367023
    0 references
     
    Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=Item:Q3584979&oldid=31208846"
    Powered by MediaWiki