Bounded depth circuits with weighted symmetric gates: satisfiability, lower bounds and compression (Q2316930)

From MaRDI portal
Revision as of 06:42, 1 August 2024 by Daniel (talk | contribs) (‎Created claim: Wikidata QID (P12): Q127993794, #quickstatements; #temporary_batch_1722490750963)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
scientific article
Language Label Description Also known as
English
Bounded depth circuits with weighted symmetric gates: satisfiability, lower bounds and compression
scientific article

    Statements

    Bounded depth circuits with weighted symmetric gates: satisfiability, lower bounds and compression (English)
    0 references
    0 references
    0 references
    0 references
    0 references
    7 August 2019
    0 references
    beating brute force
    0 references
    circuit complexity
    0 references
    maximum satisfiability
    0 references
    restriction
    0 references
    shrinkage
    0 references
    symmetric function
    0 references
    linear threshold function
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references

    Identifiers