A Note on Strongly Fault-Secure Sequential Circuits

DOI10.1109/TC.1987.5009545MaRDI QIDQ3786419zbMATH OpenFDO

Authors Takashi Nanya, Toshiaki Kawamura

Publication date 1987

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TC.1987.5009545

zbMATH Keywords

concurrent fault detectionsequential circuitstrongly fault securetotally self-checkingunidirectional faults

Mathematics Subject Classification ID

Recommendations

• Machine checked proofs of the design of a fault-tolerant circuit
• Sequential Circuit Design for Embedded Cryptographic Applications Resilient to Adversarial Faults
• On Secure Orders in the Presence of Faults
• scientific article; zbMATH DE number 3722574
• scientific article; zbMATH DE number 2090637
• Robust QBF Encodings for Sequential Circuits with Applications to Verification, Debug, and Test
• scientific article; zbMATH DE number 942481

Cited in

(3)

• Fail-safe realisation of sequential machines with a new two-level MOS module
• scientific article; zbMATH DE number 1203211 (Why is no real title available?)
• On removing redundancies from synchronous sequential circuits with synchronizing sequences

This page was built for publication: A Note on Strongly Fault-Secure Sequential Circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3786419)