On removing redundancies from synchronous sequential circuits with synchronizing sequences

DOI10.1109/12.481483MaRDI QIDQ4420906zbMATH OpenOpenAlexFDO

Authors Irith Pomeranz, Sudhakar M. Reddy

Publication date 1996

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/12.481483

zbMATH Keywords

fault removalredundancy removalredundant faults

Mathematics Subject Classification ID

Reliability, testing and fault tolerance of networks and computer systems (68M15) Fault detection; testing in circuits and networks (94C12)

Recommendations

• State identification, existence of sequences and machine classification
• On fault simulation for synchronous sequential circuits
• A Note on Strongly Fault-Secure Sequential Circuits
• Some dangers in state reduction of sequential machines
• scientific article; zbMATH DE number 2081052

This page was built for publication: On removing redundancies from synchronous sequential circuits with synchronizing sequences

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4420906)