A VLSI array architecture for Hough transform

DOI10.1016/S0031-3203(00)00080-7MaRDI QIDQ5943312zbMATH OpenOpenAlexWikidataFDO

Authors K. Maharatna, S. Banerjee

Publication date 9 September 2001

Published in Pattern Recognition (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s0031-3203(00)00080-7

zbMATH Keywords

asynchronous array architecturestraight line Hough transform

Mathematics Subject Classification ID

Computer system organization (68M99) Computing methodologies and applications (68U99)

Recommendations

• Deriving ASIC architectures for the Hough transform
• scientific article; zbMATH DE number 1737287
• Hough transform algorithm for FPGA implementation.
• Constant-time Hough transform on the processor arrays with reconfigurable bus systems
• Fast Hough transform on a mesh connected processor array

Cites work

• Use of the Hough transformation to detect lines and curves in pictures

Cited in

(5)

• Constant-time Hough transform on the processor arrays with reconfigurable bus systems
• scientific article; zbMATH DE number 1737287 (Why is no real title available?)
• scientific article; zbMATH DE number 1760083 (Why is no real title available?)
• Hough transform algorithm for FPGA implementation.
• Deriving ASIC architectures for the Hough transform

This page was built for publication: A VLSI array architecture for Hough transform

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5943312)