A compilation framework for a dynamically reconfigurable architecture

DOI10.1007/3-540-46117-5_108MaRDI QIDQ4408257zbMATH OpenFDO

Authors Raphael David, D. Chillet, Sebastien Pillement, O. Sentieys

Publication date 29 June 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2438/24381058.htm

Mathematics Subject Classification ID

Computing methodologies and applications (68U99)

Recommendations

• A parallel dynamically reconfigurable architecture designed for flexible application-tailored hardware/software systems in future mobile communication
• Dynamic reconfiguration architectures for multi-context FPGAs
• Dynamic reconfiguration in mobile systems
• The systolic ring: A dynamically reconfigurable architecture for embedded systems
• scientific article; zbMATH DE number 2058571

Cited in

(5)

• A compiler intermediate representation for reconfigurable fabrics
• scientific article; zbMATH DE number 1066869 (Why is no real title available?)
• A framework for teaching (re)configurable architectures in student projects
• The systolic ring: A dynamically reconfigurable architecture for embedded systems
• A parallel dynamically reconfigurable architecture designed for flexible application-tailored hardware/software systems in future mobile communication

This page was built for publication: A compilation framework for a dynamically reconfigurable architecture

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4408257)