scientific article; zbMATH DE number 2058571

MaRDI QIDQ4455186zbMATH OpenFDO

Authors Gilles Sassatelli, Pascal Benoit, Lionel Torres, Gaston Cambon, Jérôme Galy, Michel P. Robert, Camille Diou

Publication date 16 March 2004

zbMATH Keywords

circuit configurationcompilationprocessorsreconfigurable architecturesignal processing

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12) Analytic circuit theory (94C05)

Recommendations

• scientific article; zbMATH DE number 1844664
• scientific article; zbMATH DE number 4037717
• scientific article; zbMATH DE number 1742170
• Dynamically reconfigurable dataflow architecture for high-performance digital signal processing on multi-FPGA platforms.
• Design methodology of a low-energy reconfigurable single-chip DSP system

Cited in

(4)

• scientific article; zbMATH DE number 1941158 (Why is no real title available?)
• scientific article; zbMATH DE number 1844664 (Why is no real title available?)
• scientific article; zbMATH DE number 2090632 (Why is no real title available?)
• Dynamically reconfigurable dataflow architecture for high-performance digital signal processing on multi-FPGA platforms.

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4455186)