A generic dual core architecture with error containment
From MaRDI portal
Recommendations
- Tolerating radiation-induced transient faults in modern processors
- A methodology for the rapid injection of transient hardware errors
- On-line error detection and fast recover techniques for dependable embedded processors
- Automatic synthesis of self-recovering VLSI systems
- Silicon debug of a powerPC microprocessor using model checking
This page was built for publication: A generic dual core architecture with error containment
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5478928)