A parallel implementation of H.26L video encoder

DOI10.1007/3-540-45706-2_117MaRDI QIDQ4813157zbMATH OpenFDO

Authors J. C. Fernández, M. P. Malumbres

Publication date 12 August 2004

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2400/24000830.htm

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• VLSI design for video coding. H.264/AVC encoding from standard specification to chip.
• A scalable off-line MPEG-2 video encoding scheme using a multiprocessor system
• Recent advances in video compression: what's next?
• Scalable architecture for soC video encoders
• ParWave: Granularity in parallel wavelet packet video coding

Cited in

(5)

• Highly parallel implementation of sub-pixel interpolation for AVS HDTV decoder
• Adaptive data-driven parallelization of multi-view video coding on multi-core processor
• Scalable architecture for soC video encoders
• VLSI design for video coding. H.264/AVC encoding from standard specification to chip.
• A scalable off-line MPEG-2 video encoding scheme using a multiprocessor system

This page was built for publication: A parallel implementation of H.26L video encoder

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4813157)