A semi-systolic decoder for the PDSC-73 error-correcting code

DOI10.1016/0166-218X(91)90111-9MaRDI QIDQ1180157zbMATH OpenOpenAlexFDO

Authors Kevin Karplus, Habib Krit

Publication date 27 June 1992

Published in Discrete Applied Mathematics (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/0166-218x(91)90111-9

zbMATH Keywords

decoding cyclic linear error-correcting codeserror correctionlow computational complexityperfect difference set codesemi-systolic architectureTanner's algorithmthreshold decoding

Mathematics Subject Classification ID

Linear codes (general theory) (94B05) Cyclic codes (94B15) Decoding (94B35)

Recommendations

• Fault-Tolerant Decoders for Cyclic Error-Correcting Codes
• The VLSI Design of an Error-Trellis Syndrome Decoder for Certain Convolutional Codes
• High-speed decoder of Reed-Solomon codes
• New systolic architectures for cyclic code encoding
• A systolic array architecture for fast decoding of one-point AG codes and scheduling of parallel processing on it

Cites work

• A recursive approach to low complexity codes
• Class of algorithms for decoding block codes with channel measurement information
• Difference-Set Cyclic Codes
• Error bounds for convolutional codes and an asymptotically optimum decoding algorithm
• scientific article; zbMATH DE number 3314865 (Why is no real title available?)
• scientific article; zbMATH DE number 3318360 (Why is no real title available?)

Cited in

(2)

• The VLSI Design of an Error-Trellis Syndrome Decoder for Certain Convolutional Codes
• Fault-Tolerant Decoders for Cyclic Error-Correcting Codes

This page was built for publication: A semi-systolic decoder for the PDSC-73 error-correcting code

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1180157)