High-speed decoder of Reed-Solomon codes
From MaRDI portal
Recommendations
Cited in
(13)- A semi-systolic decoder for the PDSC-73 error-correcting code
- VLSI architecture of modified Euclidean algorithm for Reed-Solomon code.
- The generalized Goertzel algorithm and its parallel hardware implementation
- A Universal Reed-Solomon Decoder
- The VLSI Implementation of a Reed—Solomon Encoder Using Berlekamp's Bit-Serial Multiplier Algorithm
- Fault-Tolerant Decoders for Cyclic Error-Correcting Codes
- Decoding of DBEC-TBED Reed-Solomon Codes
- High-speed \(\mathrm{RS}(255, 239)\) decoder based on LCC decoding
- Comparison of the VLSI cost/performance properties of two Reed–Solomon decoding algorithms
- scientific article; zbMATH DE number 1742183 (Why is no real title available?)
- A design of Reed-Solomon decoder with systolic-array structure
- scientific article; zbMATH DE number 847153 (Why is no real title available?)
- High-throughput Reed-Solomon decoder
This page was built for publication: High-speed decoder of Reed-Solomon codes
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2726536)