New systolic architectures for cyclic code encoding

DOI10.1007/3-540-54522-0_103MaRDI QIDQ4038747zbMATH OpenFDO

Authors M. Diab

Publication date 18 May 1993

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/3-540-54522-0_103

zbMATH Keywords

concurrencycyclic codesfinite fieldmodularitysystolic architectures

Mathematics Subject Classification ID

Cyclic codes (94B15)

Recommendations

• A systolic Reed-Solomon encoder
• A systolic array architecture for fast decoding of one-point AG codes and scheduling of parallel processing on it
• scientific article; zbMATH DE number 17850
• Systolic Array Architecture Implementing Berlekamp–Massey–Sakata Algorithm for Decoding Codes on a Class of Algebraic Curves
• Architecture for a low complexity rate-adaptive Reed-Solomon encoder

Cited in

(3)

• A semi-systolic decoder for the PDSC-73 error-correcting code
• A systolic Reed-Solomon encoder
• System level reliability in convolution computations

This page was built for publication: New systolic architectures for cyclic code encoding

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4038747)