Antonis Paschalis
From MaRDI portal
List of research outcomes
This list is not complete and representing at the moment only items from zbMATH Open and arXiv. We are working on additional sources - please check back here soon!
| Publication | Date of Publication | Type |
|---|---|---|
| An Input Vector Monitoring Concurrent BIST Architecture Based on a Precomputed Test Set IEEE Transactions on Computers | 2018-06-12 | Paper |
| Software-Based Self-Testing of Symmetric Shared-Memory Multiprocessors IEEE Transactions on Computers | 2017-08-08 | Paper |
| Sequential fault modeling and test pattern generation for CMOS iterative logic arrays IEEE Transactions on Computers | 2007-01-09 | Paper |
| Efficient totally self-checking checkers for a class of Borden codes IEEE Transactions on Computers | 2003-11-10 | Paper |
| Testing CMOS combinational iterative logic arrays for realistic faults Integration | 1997-02-27 | Paper |
| On TSC checkers for m-out-of-n codes IEEE Transactions on Computers | 1995-01-01 | Paper |
Research outcomes over time
This page was built for person: Antonis Paschalis
