Area—Time optimal VLSI integer multiplier with minimum computation time

DOI10.1016/S0019-9958(83)80061-8MaRDI QIDQ3330499zbMATH OpenFDO

Authors K. Mehlhorn, F. P. Preparata

Publication date 1983

Published in Information and Control (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/S0019-9958(83)80061-8

zbMATH Keywords

multiplieroptimal algorithmVLSIinteger multiplication

Mathematics Subject Classification ID

Analysis of algorithms and problem complexity (68Q25)

Recommendations

• scientific article; zbMATH DE number 3887073
• An easily testable optimal-time VLSI-multiplier
• Area-Efficient Multipliers Based on Multiple-Radix Representations
• Fine-Grained Critical Path Analysis and Optimization for Area-Time Efficient Realization of Multiple Constant Multiplications
• scientific article; zbMATH DE number 4057005
• scientific article; zbMATH DE number 3915623
• scientific article; zbMATH DE number 3922543
• Area-time tradeoff for rectangular matrix multiplication in VLSI models
• Reducing the Computation Time in (Short Bit-Width) Two's Complement Multipliers
• Area-time tradeoffs for universal VLSI circuits

Cited in

(15)

• Area-time optimal division for \(T=\Omega ((\log \,n)^{1+\epsilon})\)
• Area-Efficient Multipliers Based on Multiple-Radix Representations
• scientific article; zbMATH DE number 3958728 (Why is no real title available?)
• scientific article; zbMATH DE number 4176990 (Why is no real title available?)
• scientific article; zbMATH DE number 2172639 (Why is no real title available?)
• A fully parallel algorithm for residue to binary conversion
• VLSI implementation of area-efficient truncated modified booth multiplier for signal processing applications
• Reducing the Computation Time in (Short Bit-Width) Two's Complement Multipliers
• Mod \(m\) arithmetic in binary systems
• The area-time complexity of the greatest common divisor problem: A lower bound
• scientific article; zbMATH DE number 3896293 (Why is no real title available?)
• High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree
• scientific article; zbMATH DE number 4057005 (Why is no real title available?)
• A VLSI circuit model accounting for wire delay
• An easily testable optimal-time VLSI-multiplier

This page was built for publication: Area—Time optimal VLSI integer multiplier with minimum computation time

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3330499)