Cell selection from technology libraries for minimizing power

DOI10.1016/S0167-9260(02)00022-6MaRDI QIDQ4545095zbMATH OpenOpenAlexFDO

Authors Yumin Xiaobo Zhang

Publication date 13 August 2002

Published in Integration (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s0167-9260(02)00022-6

zbMATH Keywords

low power cell selection problemmixed integer-linear-programming

Mathematics Subject Classification ID

Computer system organization (68M99) Computing methodologies and applications (68U99) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)

Recommendations

• Technology mapping for low power in logic synthesis
• Combinatorial cell design for CMOS libraries
• scientific article; zbMATH DE number 1380625
• scientific article; zbMATH DE number 964559
• GATE RESIZING TO REDUCE POWER CONSUMPTION

Cited in

(3)

• On optimal flip-flop grouping for VLSI power minimization
• Technology mapping for low power in logic synthesis
• Combinatorial cell design for CMOS libraries

This page was built for publication: Cell selection from technology libraries for minimizing power

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4545095)