Compilation from Matlab to process networks realized in FPGA

DOI10.1023/A:1020367508848MaRDI QIDQ1857137zbMATH OpenOpenAlexFDO

Authors Tim Harriss, Richard Walke, Bart Kienhuis, E. F. A. Deprettere

Publication date 17 February 2003

Published in Design Automation for Embedded Systems (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1023/a:1020367508848

zbMATH Keywords

MatlabFPGAskewingnested loop programsProcess networksstream-based model of computationunrolling

Mathematics Subject Classification ID

General topics in the theory of software (68N01) Computing methodologies and applications (68U99)

Recommendations

• Automatic synthesis of FPGA processor arrays from loop algorithms
• scientific article; zbMATH DE number 2086818
• scientific article; zbMATH DE number 1941057
• Guide to FPGA implementation of arithmetic functions
• DG2VHDL: A tool to facilitate the high level synthesis of parallel processing array architectures

Cited in

(3)

• Requirements for interfacing IP-components in re-configurable platforms
• Multidimensional DSP core synthesis for FPGA
• scientific article; zbMATH DE number 2086818 (Why is no real title available?)

Describes a project that uses

Uses Software

• Matlab

This page was built for publication: Compilation from Matlab to process networks realized in FPGA

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1857137)