Design of New Optimized Architecture Processor for DWT

DOI10.1006/RTIM.1999.0178MaRDI QIDQ4798219zbMATH OpenOpenAlexFDO

Authors Chokri Souani, Mohamed Atri, Kholdoun Torki, Rached Tourki, Mohamed Amine Abid

Publication date 19 March 2003

Published in Real-Time Imaging (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1006/rtim.1999.0178

Mathematics Subject Classification ID

Computing methodologies and applications (68U99) Computing methodologies for image processing (68U10) Machine vision and scene understanding (68T45)

Recommendations

• VLSI design of 1-D DWT architecture with parallel filters
• An efficient VLSI architecture for the computation of 1-D discrete wavelet transform
• scientific article; zbMATH DE number 1442018
• VLSI architectures for the discrete wavelet transform
• Low-power, low-complexity bit-serial VLSI architecture for 1D discrete wavelet transform

Cited in

(5)

• An efficient VLSI architecture for the computation of 1-D discrete wavelet transform
• VLSI design of 1-D DWT architecture with parallel filters
• Discrete wavelet transform: Architectures, design and performance issues
• High Performance Computing for Computational Science - VECPAR 2004
• VLSI architecture for forward discrete wavelet transform based on B-spline factorization

This page was built for publication: Design of New Optimized Architecture Processor for DWT

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4798219)