Design of processor arrays for reconfigurable architectures

DOI10.1023/A:1011136427062MaRDI QIDQ5945701zbMATH OpenOpenAlexFDO

Authors Dirk Fimmel, Renate Merker

Publication date 22 July 2002

Published in The Journal of Supercomputing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1023/a:1011136427062

zbMATH Keywords

design of processor arrays

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Nonnumerical algorithms (68W05)

Recommendations

• Partitioning of processor arrays: a piecewise regular approach
• Synthesis aspects in the design of efficient processor arrays from affine recurrence equations
• Design of space-optimal regular arrays for algorithms with linear schedules
• Partitioning processor arrays under resource constraints
• Resource-constrained scheduling of partitioned algorithms on processor arrays

Cited in

(11)

• Deriving algorithms on reconfigurable networks based on function decomposition
• Processor array synthesis from shift-variant deep nested Do loops
• Systematic serialisation of array-based architectures
• New conception and algorithm of allocation mapping for processor arrays implemented into multi-context FPGA devices
• scientific article; zbMATH DE number 125178 (Why is no real title available?)
• scientific article; zbMATH DE number 1258204 (Why is no real title available?)
• scientific article; zbMATH DE number 2079658 (Why is no real title available?)
• scientific article; zbMATH DE number 1830913 (Why is no real title available?)
• Configuring of algorithms in mapping into hardware
• Fine-grained multi-phase array designs
• Two dimensional processor array with a reconfigurable bus system is at least as powerful as CRCW model

This page was built for publication: Design of processor arrays for reconfigurable architectures

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5945701)