Expansion of layouts of complete binary trees into grids
From MaRDI portal
Recommendations
- Embeddings of complete binary trees into grids and extended grids with total vertex-congestion 1
- scientific article; zbMATH DE number 3910313
- On the maximum edge length in VLSI layouts of complete binary trees
- An optimal emulator and VLSI layout for complete binary trees
- scientific article; zbMATH DE number 3864518
Cites work
- Efficient Embeddings of Binary Trees in VLSI Arrays
- Embeddings of complete binary trees into grids and extended grids with total vertex-congestion 1
- Embeddings of treelike graphs into 2-dimensional meshes
- scientific article; zbMATH DE number 2123123 (Why is no real title available?)
- scientific article; zbMATH DE number 4147467 (Why is no real title available?)
- scientific article; zbMATH DE number 52113 (Why is no real title available?)
- scientific article; zbMATH DE number 219230 (Why is no real title available?)
- Optimizing area and aspect ratio in straight-line orthogonal tree drawings
- The complexity of minimizing wire lengths in VLSI layouts
- Unit-length embedding of binary trees on a square grid
- Universality considerations in VLSI circuits
Cited in
(4)
This page was built for publication: Expansion of layouts of complete binary trees into grids
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1414240)