Generative development system for FPGA processors with active components

DOI10.1007/3-540-44687-7_53MaRDI QIDQ4786172zbMATH OpenFDO

Authors Stephan Rühl, Peter C. Dillinger, Stefan Hezel, Reinhard Männer

Publication date 12 December 2002

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2147/21470513

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Computing methodologies and applications (68U99)

Recommendations

• Logic foundry: Rapid prototyping for FPGA-based DSP systems
• System level tools for DSP in FPGAs
• scientific article; zbMATH DE number 2090599
• Automatic synthesis of FPGA processor arrays from loop algorithms
• scientific article; zbMATH DE number 2086798

Cited in

(4)

• Logic foundry: Rapid prototyping for FPGA-based DSP systems
• scientific article; zbMATH DE number 2086798 (Why is no real title available?)
• A generic library for adaptive computing environments
• System level tools for DSP in FPGAs

This page was built for publication: Generative development system for FPGA processors with active components

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4786172)