Handling FPGA faults and configuration sequencing using a hardware extension

DOI10.1007/3-540-46117-5_61MaRDI QIDQ4408154zbMATH OpenFDO

Authors Peter Zipf, Manfred Glesner, C. Bauer, H. Wojtkowiak

Publication date 29 June 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2438/24380586.htm

Mathematics Subject Classification ID

Computing methodologies and applications (68U99)

Recommendations

• Development of a run-time reconfiguration system with low reconfiguration overhead
• Designing run-time reconfigurable systems with JHDL
• scientific article; zbMATH DE number 2172787
• Using PARBIT to implement partial run-time reconfigurable systems
• A new compression based approach for reconfiguration overhead reduction in virtex based RTR systems

Cited in

(3)

• A new compression based approach for reconfiguration overhead reduction in virtex based RTR systems
• scientific article; zbMATH DE number 2172787 (Why is no real title available?)
• Development of a run-time reconfiguration system with low reconfiguration overhead

This page was built for publication: Handling FPGA faults and configuration sequencing using a hardware extension

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4408154)