Harmonic buffer management policy for shared memory switches
From MaRDI portal
Recommendations
Cites work
- scientific article; zbMATH DE number 1232130 (Why is no real title available?)
- An application of deterministic chaotic maps to model packet traffic
- Analysis of Shared Finite Storage in a Computer Network Node Environment Under General Traffic Conditions
- Buffer Management in a Packet Switch
- Buffer overflow management in QoS switches
- Competitive buffer management for shared-memory switches
- Competitive queue policies for differentiated services
- Loss-bounded analysis for differentiated services
- On-line load balancing with applications to machine scheduling and virtual circuit routing
- Optimal smoothing schedules for real-time streams (extended abstract)
Cited in
(10)- Improved competitive performance bounds for CIOQ switches
- Packet mode and QoS algorithms for buffered crossbar switches with FIFO queuing
- Tight Analysis of Priority Queuing for Egress Traffic
- Performance and fluid simulations of a novel shared buffer management system
- Better bounds for online \(k\)-frame throughput maximization in network switches
- Essential traffic parameters for shared memory switch performance
- Admission control in shared memory switches
- The network as a storage device: dynamic routing with bounded buffers
- Competitive buffer management for multi-queue switches in QoS networks using packet buffering algorithms
- Competitive buffer management for shared-memory switches
This page was built for publication: Harmonic buffer management policy for shared memory switches
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1887082)