Implementation of a gate-level evolvable hardware chip

DOI10.1007/3-540-45443-8_4MaRDI QIDQ4448777zbMATH OpenFDO

Authors Masaya Iwata, Isamu Kajitani, Yong Liu, Nobuki Kajihara, Tetsuya Higuchi

Publication date 18 February 2004

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2210/22100038.htm

Mathematics Subject Classification ID

Learning and adaptive systems in artificial intelligence (68T05) Computing methodologies and applications (68U99)

Recommendations

• Evolvable hardware: genetic search in a physical realm
• Evolvable Hardware
• Evolvable components. From theory to hardware implementations.
• scientific article; zbMATH DE number 1869569
• Two-step incremental evolution of a prosthetic hand controller based on digital logic gates

Cited in

(9)

• Evolvable reasoning hardware: Its prototyping and performance evaluation
• Research on EPGA based evolvable hardware chips for solving super-high dimensional equations group
• Issues in the scalability of gate-level morphogenetic evolvable hardware
• Gene finding using evolvable reasoning hardware
• Two-step incremental evolution of a prosthetic hand controller based on digital logic gates
• Initial studies of a new VLSI field programmable transistor array
• Evolvable Hardware
• scientific article; zbMATH DE number 5041006 (Why is no real title available?)
• Fault tolerance in co-evolutionary communication of EHW modules

This page was built for publication: Implementation of a gate-level evolvable hardware chip

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4448777)