Initial studies of a new VLSI field programmable transistor array

DOI10.1007/3-540-45443-8_6MaRDI QIDQ4448781zbMATH OpenFDO

Authors Jörg Langeheine, Joachim Becker, Simon Fölling, Karlheinz Meier, Johannes Schemmel

Publication date 18 February 2004

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2210/22100062.htm

Mathematics Subject Classification ID

Learning and adaptive systems in artificial intelligence (68T05) Computing methodologies and applications (68U99)

Recommendations

• Evolvable hardware: genetic search in a physical realm
• Automatic evolution of signal separators using reconfigurable hardware
• A hardware implementation of a genetic programming system using FPGAs and Handel-C
• Virtual reconfigurable circuits for real-world applications of evolvable hardware
• Implementation of a gate-level evolvable hardware chip

Cited in

(7)

• Transistor chaining in static CMOS functional cells of arbitrary planar topology
• Research on EPGA based evolvable hardware chips for solving super-high dimensional equations group
• Current-mode wave field programmable analogue arrays
• scientific article; zbMATH DE number 522438 (Why is no real title available?)
• Automatic evolution of signal separators using reconfigurable hardware
• Polymorphic electronics
• scientific article; zbMATH DE number 5169329 (Why is no real title available?)

This page was built for publication: Initial studies of a new VLSI field programmable transistor array

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4448781)