Transistor chaining in static CMOS functional cells of arbitrary planar topology

DOI10.1016/S0166-218X(98)00086-9MaRDI QIDQ1276963zbMATH OpenOpenAlexWikidataFDO

Authors Bradley S. Carlson, C. Y. Roger Chen, Dikran S. Meliksetian

Publication date 2 February 1999

Published in Discrete Applied Mathematics (Search for Journal in Brave)

Full work available at URL http://www.elsevier.com/locate/dam

zbMATH Keywords

transistor chaining

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• scientific article; zbMATH DE number 3959288
• Combinatorial cell design for CMOS libraries
• Designing Chua's circuit from the behavioral to the transistor level of abstraction
• scientific article; zbMATH DE number 2045428
• scientific article; zbMATH DE number 1941095
• Input mapping algorithm for parallel transistor structures
• Transistor circuits and potentially stable operating points

Cites work

• scientific article; zbMATH DE number 3922544 (Why is no real title available?)
• scientific article; zbMATH DE number 4128845 (Why is no real title available?)
• scientific article; zbMATH DE number 3287740 (Why is no real title available?)
• Dual Eulerian Properties of Plane Multigraphs

Cited in

(2)

• scientific article; zbMATH DE number 3959288 (Why is no real title available?)
• scientific article; zbMATH DE number 2113571 (Why is no real title available?)

This page was built for publication: Transistor chaining in static CMOS functional cells of arbitrary planar topology

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1276963)