Improving Read Performance of NAND Flash SSDs by Exploiting Error Locality

DOI10.1109/TC.2014.2345387MaRDI QIDQ2985509zbMATH OpenFDO

Authors Ren-Shuo Liu, Meng-Yen Chuang, Chia-Lin Yang, Cheng-Hsuan Li, Kin-Chu Ho, Hsiang-Pang Li

Publication date 16 May 2017

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TC.2014.2345387

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

Recommendations

• Flash-Aware RAID Techniques for Dependable and High-Performance Flash Memory SSD
• On the Use of Soft-Decision Error-Correction Codes in nand Flash Memory
• Dynamic Erase Voltage and Time Scaling for Extending Lifetime of NAND Flash-Based SSDs
• Improving Performance and Capacity of Flash Storage Devices by Exploiting Heterogeneity of MLC Flash Memory

This page was built for publication: Improving Read Performance of NAND Flash SSDs by Exploiting Error Locality

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2985509)