Unit rectangle visibility graphs (Q1010802)

From MaRDI portal





scientific article
Language Label Description Also known as
default for all languages
No label defined
    English
    Unit rectangle visibility graphs
    scientific article

      Statements

      Unit rectangle visibility graphs (English)
      0 references
      0 references
      7 April 2009
      0 references
      Summary: Over the past twenty years, rectangle visibility graphs have generated considerable interest, in part due to their applicability to VLSI chip design. Here we study unit rectangle visibility graphs, with fixed dimension restrictions more closely modeling the constrained dimensions of gates and other circuit components in computer chip applications. A graph \(G\) is a unit rectangle visibility graph (URVG) if its vertices can be represented by closed unit squares in the plane with sides parallel to the axes and pairwise disjoint interiors, in such a way that two vertices are adjacent if and only if there is a non-degenerate horizontal or vertical band of visibility joining the two rectangles. Our results include necessary and sufficient conditions for \(K_n, K_{m,n}\), and trees to be URVGs, as well as a number of general edge bounds.
      0 references
      rectangle visibility graphs
      0 references
      VLSI chip design
      0 references
      unit rectangle visibility graph
      0 references
      URVG
      0 references
      edge bound results
      0 references

      Identifiers