Timed Petri nets with reset for pipelined synchronous circuit design (Q2117152)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Timed Petri nets with reset for pipelined synchronous circuit design |
scientific article; zbMATH DE number 7493571
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Timed Petri nets with reset for pipelined synchronous circuit design |
scientific article; zbMATH DE number 7493571 |
Statements
Timed Petri nets with reset for pipelined synchronous circuit design (English)
0 references
21 March 2022
0 references
0.93832964
0 references
0 references
0 references
0.8685645
0 references
0.8685644
0 references
