Design and verification of pipelined circuits with timed Petri nets (Q6160969)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Design and verification of pipelined circuits with timed Petri nets |
scientific article; zbMATH DE number 7701359
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Design and verification of pipelined circuits with timed Petri nets |
scientific article; zbMATH DE number 7701359 |
Statements
Design and verification of pipelined circuits with timed Petri nets (English)
0 references
26 June 2023
0 references
pipeline optimization
0 references
model checking
0 references
timed Petri net
0 references
resource sharing
0 references
time-multiplexing
0 references
synchronous circuit
0 references
0.8777616620063782
0 references
0.75094074010849
0 references
0.7197030782699585
0 references
0.714225172996521
0 references
