A parameterized multilevel pattern matching architecture on FPGAs for network intrusion detection and prevention (Q2267141)
From MaRDI portal
scientific article
Language | Label | Description | Also known as |
---|---|---|---|
English | A parameterized multilevel pattern matching architecture on FPGAs for network intrusion detection and prevention |
scientific article |
Statements
A parameterized multilevel pattern matching architecture on FPGAs for network intrusion detection and prevention (English)
0 references
26 February 2010
0 references
network intrusion detection
0 references
network intrusion prevention
0 references
pattern matching
0 references
network security
0 references
0 references