A parameterized multilevel pattern matching architecture on FPGAs for network intrusion detection and prevention (Q2267141)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A parameterized multilevel pattern matching architecture on FPGAs for network intrusion detection and prevention |
scientific article; zbMATH DE number 5675442
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A parameterized multilevel pattern matching architecture on FPGAs for network intrusion detection and prevention |
scientific article; zbMATH DE number 5675442 |
Statements
A parameterized multilevel pattern matching architecture on FPGAs for network intrusion detection and prevention (English)
0 references
26 February 2010
0 references
network intrusion detection
0 references
network intrusion prevention
0 references
pattern matching
0 references
network security
0 references
0 references
0.7541544437408447
0 references
