Complete test generation method for all stuck-at faults in combinational circuits (Q3479983)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Complete test generation method for all stuck-at faults in combinational circuits |
scientific article; zbMATH DE number 4150090
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Complete test generation method for all stuck-at faults in combinational circuits |
scientific article; zbMATH DE number 4150090 |
Statements
Complete test generation method for all stuck-at faults in combinational circuits (English)
0 references
1990
0 references
combinational logic circuits
0 references
complete fault detection test sets
0 references
stuck- at faults
0 references
logic gates
0 references
0.8675457239151001
0 references
0.8418570756912231
0 references
