Systolic VLSI and FPGA Realization of Artificial Neural Networks (Q4929795)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Systolic VLSI and FPGA Realization of Artificial Neural Networks |
scientific article; zbMATH DE number 5791010
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Systolic VLSI and FPGA Realization of Artificial Neural Networks |
scientific article; zbMATH DE number 5791010 |
Statements
Systolic VLSI and FPGA Realization of Artificial Neural Networks (English)
0 references
24 September 2010
0 references
VLSI structures
0 references
systolic arrays
0 references
0.89232564
0 references
0.8906702
0 references
0.8900304
0 references
