Memory System Optimization for FPGA-Based Implementation of Quasi-Cyclic LDPC Codes Decoders (Q5010540)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 7386448
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Memory System Optimization for FPGA-Based Implementation of Quasi-Cyclic LDPC Codes Decoders |
scientific article; zbMATH DE number 7386448 |
Statements
Memory System Optimization for FPGA-Based Implementation of Quasi-Cyclic LDPC Codes Decoders (English)
0 references
26 August 2021
0 references
