Layout optimization in VLSI design.
From MaRDI portal
Recommendations
Cited in
(17)- Application of optical proximity correction technology
- Automatic layout optimization of power discrete devices using innovative distributed model techniques
- Algorithmic aspects of VLSI layout.
- Design automation for microelectronics
- Interconnect synthesis in high speed digital VLSI routing
- Performance optimization of VLSI interconnect layout
- scientific article; zbMATH DE number 1808036 (Why is no real title available?)
- VLSI physical design. From graph partitioning to timing closure
- An Array Layout Methodology for VLSI Circuits
- scientific article; zbMATH DE number 595444 (Why is no real title available?)
- scientific article; zbMATH DE number 2017833 (Why is no real title available?)
- scientific article; zbMATH DE number 2068049 (Why is no real title available?)
- Optimal three-dimensional VLSI layouts
- scientific article; zbMATH DE number 2111136 (Why is no real title available?)
- scientific article; zbMATH DE number 2111811 (Why is no real title available?)
- scientific article; zbMATH DE number 2119932 (Why is no real title available?)
- Multiscale optimization in VLSI physical design automation
This page was built for publication: Layout optimization in VLSI design.
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4435257)