Performance optimization of VLSI interconnect layout

DOI10.1016/S0167-9260(96)00008-9MaRDI QIDQ3122470zbMATH OpenOpenAlexFDO

Authors Jason Cong, Lei He, Cheng-Kok Koh, Patrick H. Madden

Publication date 27 February 1997

Published in Integration (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s0167-9260(96)00008-9

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• scientific article; zbMATH DE number 750011
• scientific article; zbMATH DE number 2010437
• On VLSI interconnect optimization and linear ordering problem
• VLSI circuit performance optimization by geometric programming
• Interconnects in VLSI design
• Interconnect synthesis in high speed digital VLSI routing
• scientific article; zbMATH DE number 741127

Cited in

(7)

• Computing a (1+)-approximate geometric minimum-diameter spanning tree
• Algorithms for synthesizing mechanical systems with maximal natural frequencies
• Interconnect synthesis in high speed digital VLSI routing
• Optimal VLSI delay tuning by wire shielding
• A survey on multi-net global routing for integrated circuits
• scientific article; zbMATH DE number 750011 (Why is no real title available?)
• VLSI circuit performance optimization by geometric programming

This page was built for publication: Performance optimization of VLSI interconnect layout

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3122470)