Loosely coupled memory-based decoding architecture for low density parity check codes

DOI10.1109/TCSI.2005.862181MaRDI QIDQ4590545zbMATH OpenFDO

Authors Se-Hyeon Kang, In-Cheol Park

Publication date 20 November 2017

Published in IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TCSI.2005.862181

Mathematics Subject Classification ID

Decoding (94B35)

Cited in

(2)

• Energy efficient memory architecture for high speed decoding of block turbo-codes with the Fang-Buda algorithm
• Jointly Designed Nonbinary LDPC Convolutional Codes and Memory-Based Decoder Architecture

This page was built for publication: Loosely coupled memory-based decoding architecture for low density parity check codes

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4590545)