Jointly Designed Nonbinary LDPC Convolutional Codes and Memory-Based Decoder Architecture

DOI10.1109/TCSI.2015.2471575MaRDI QIDQ5008044zbMATH OpenOpenAlexFDO

Authors Chia-Lung Lin, Chih-Lung Chen, Hsie-Chia Chang, Chen-Yi Lee

Publication date 26 August 2021

Published in IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tcsi.2015.2471575

Mathematics Subject Classification ID

Convolutional codes (94B10)

Recommendations

• Jointly Designed Architecture-Aware LDPC Convolutional Codes and Memory-Based Shuffled Decoder Architecture
• Jointly Designed Architecture-Aware LDPC Convolutional Codes and High-Throughput Parallel Encoders/Decoders
• Efficient Configurable Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes
• An Efficient Layered Decoding Architecture for Nonbinary QC-LDPC Codes
• A Network-Efficient Nonbinary QC-LDPC Decoder Architecture
• Efficient Decoder Design for Nonbinary Quasicyclic LDPC Codes
• Loosely coupled memory-based decoding architecture for low density parity check codes
• Design of efficiently encodable nonbinary LDPC codes for adaptive coded modulation
• Efficient Partial-Parallel Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes

Cited in

(2)

• Joint Decoder Design for SSDs
• Majority-Based Tracking Forecast Memories for Stochastic LDPC Decoding

This page was built for publication: Jointly Designed Nonbinary LDPC Convolutional Codes and Memory-Based Decoder Architecture

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5008044)