Managing Latency and Buffer Requirements in Processing Graph Chains
From MaRDI portal
Recommendations
- Throughput-Buffering Trade-Off Exploration for Cyclo-Static and Synchronous Dataflow Graphs
- Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors
- Buffer management for packets with processing times
- scientific article; zbMATH DE number 3499620
- Minimizing buffer requirements under rate-optimal schedule in regular dataflow networks
- Exploiting Buffered Updates for Fast Streaming Graph Analysis
Cited in
(4)- Q-SCA: incorporating QoS support into software communications architecture for SDR waveform processing
- scientific article; zbMATH DE number 1360851 (Why is no real title available?)
- Global control of robotic highway safety markers: a real-time solution
- Self-timed scheduling analysis for real-time applications
This page was built for publication: Managing Latency and Buffer Requirements in Processing Graph Chains
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4551639)