Optimizing pipeline for a RISC processor with multimedia extension ISA

DOI10.1631/JZUS.2006.A0269MaRDI QIDQ2508135zbMATH OpenOpenAlexFDO

Authors Zhibin Xiao, Peng Liu, Yingbiao Yao, Qingdong Yao

Publication date 9 October 2006

Published in Journal of Zhejiang University. Science A (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1631/jzus.2006.a0269

Mathematics Subject Classification ID

Computer system organization (68M99) Computing methodologies and applications (68U99)

Recommendations

• scientific article; zbMATH DE number 1862258
• scientific article; zbMATH DE number 2090678
• Architecture of modern RISC-microprocessors
• Pseudo-Vectorization and RISC Optimization Techniques for the Hitachi SR8000 Architecture
• scientific article; zbMATH DE number 44895

Cites work

• scientific article; zbMATH DE number 1820639 (Why is no real title available?)
• Reconfigurable media processing

This page was built for publication: Optimizing pipeline for a RISC processor with multimedia extension ISA

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2508135)