Parallel merging on the instruction systolic array

DOI10.1080/00207160108805048MaRDI QIDQ2731075zbMATH OpenOpenAlexFDO

Authors O. K. Muslih, D. J. Evans

Publication date 2001

Published in International Journal of Computer Mathematics (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1080/00207160108805048

zbMATH Keywords

instruction broadcast arrayinstruction systolic arrayprocessor arraysoft systolic simulation system

Mathematics Subject Classification ID

Network design and communication in computer systems (68M10) Computer system organization (68M99)

Recommendations

• The instruction systolic array and its relation to other models of parallel computers
• scientific article; zbMATH DE number 4056985
• scientific article; zbMATH DE number 4094821
• Systolic Sorting on a Mesh-Connected Network
• Program compression on the instruction systolic array

Cites work

• scientific article; zbMATH DE number 3858396 (Why is no real title available?)
• scientific article; zbMATH DE number 3473265 (Why is no real title available?)
• The instruction systolic array and its relation to other models of parallel computers

Cited in

(5)

• The instruction systolic array and its relation to other models of parallel computers
• scientific article; zbMATH DE number 6117286 (Why is no real title available?)
• scientific article; zbMATH DE number 4056985 (Why is no real title available?)
• scientific article; zbMATH DE number 4094821 (Why is no real title available?)
• On parallel integer merging

This page was built for publication: Parallel merging on the instruction systolic array

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2731075)