Massimo Alioto

From MaRDI portal
Person:3075929



List of research outcomes

This list is not complete and representing at the moment only items from zbMATH Open and arXiv. We are working on additional sources - please check back here soon!

PublicationDate of PublicationType
Novel Boosted-Voltage Sensing Scheme for Variation-Resilient STT-MRAM Read
IEEE Transactions on Circuits and Systems I: Regular Papers
2021-09-02Paper
Leakage Power Analysis Attacks: A Novel Class of Attacks to Nanometer Cryptographic Circuits
IEEE Transactions on Circuits and Systems I: Regular Papers
2021-08-26Paper
Variations in Nanometer CMOS Flip-Flops: Part II—Energy Variability and Impact of Other Sources of Variations
IEEE Transactions on Circuits and Systems I: Regular Papers
2021-08-26Paper
Variations in Nanometer CMOS Flip-Flops: Part I—Impact of Process Variations on Timing
IEEE Transactions on Circuits and Systems I: Regular Papers
2021-08-26Paper
Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial
IEEE Transactions on Circuits and Systems I: Regular Papers
2021-08-26Paper
A feedback strategy to improve the entropy of a chaos-based random bit generator
IEEE Transactions on Circuits and Systems I: Regular Papers
2017-11-20Paper
A Class of Maximum-Period Nonlinear Congruential Generators Derived From the Rényi Chaotic Map
IEEE Transactions on Circuits and Systems I: Regular Papers
2017-11-20Paper
Modeling and Evaluation of Positive-Feedback Source-Coupled Logic
IEEE Transactions on Circuits and Systems I: Regular Papers
2017-10-04Paper
A simple strategy for optimized design of one-level carry-skip adders
IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
2017-08-25Paper
Simple and accurate modeling of the output transition time in nanometer CMOS gates
International Journal of Circuit Theory and Applications
2011-02-17Paper
Modelling and design considerations on CML gates under high-current effects
International Journal of Circuit Theory and Applications
2006-02-21Paper
Power-delay optimization of D-latch/MUX source coupled logic gates
International Journal of Circuit Theory and Applications
2005-03-08Paper
An efficient implementation of PRNGs based on the digital sawtooth map
International Journal of Circuit Theory and Applications
2005-01-12Paper
Modelling of source-coupled logic gates
International Journal of Circuit Theory and Applications
2002-09-25Paper


Research outcomes over time


This page was built for person: Massimo Alioto