Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations

DOI10.1109/TC.1984.1676458MaRDI QIDQ3309053zbMATH OpenOpenAlexFDO

Authors Erling H. Wold, Alvin M. Despain

Publication date 1984

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.1984.1676458

zbMATH Keywords

CORDICfast Fourier transformintegrated circuitsparallel processorspipeline processorssignal processing

Mathematics Subject Classification ID

Theory of software (68N99) Algorithms in computer science (68W99)

Cited in

(5)

• Array resolutions of linear maps
• Implementation of a multi-band pulsed-OFDM transceiver
• Scalable FFT processors and pipelined butterfly units
• Une méthodologie du calcul hardware des fonctions élémentaires
• Nonplanar switchable arrays

This page was built for publication: Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3309053)