Pipelining the adaptive decision feedback equalizer with zero latency

DOI10.1016/J.SIGPRO.2003.07.003MaRDI QIDQ948330zbMATH OpenOpenAlexWikidataFDO

Authors Mrityunjoy Chakraborty, Suraiya Pervin

Publication date 16 October 2008

Published in Signal Processing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/j.sigpro.2003.07.003

zbMATH Keywords

latencyLMS algorithmdecision feedback equalizer

Mathematics Subject Classification ID

Filtering in stochastic control theory (93E11) Signal theory (characterization, reconstruction, filtering, etc.) (94A12) Adaptive control/observation systems (93C40)

Recommendations

• scientific article; zbMATH DE number 5151941
• Low-power pipelined LMS adaptive filter architectures with minimal adaptation delay
• A systolic array realization of the adaptive decision feedback equalizer.
• A two-stage approach for improving the convergence of least-mean-square adaptive decision-feedback equalizers in the presence of severe narrowband interference
• High speed FPGA-based implementations of delayed-LMS filters

Cited in

(2)

• scientific article; zbMATH DE number 5151941 (Why is no real title available?)
• A two-stage approach for improving the convergence of least-mean-square adaptive decision-feedback equalizers in the presence of severe narrowband interference

This page was built for publication: Pipelining the adaptive decision feedback equalizer with zero latency

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q948330)